Abstract-Three-phase active rectifiers guarantee sinusoidal input currents and unity power factor at the price of a high switching frequency ripple. To adopt an LCL-filter, instead of an -filter, allows using reduced values for the inductances and so preserving dynamics. However, stability problems can arise in the current control loop if the present resonance is not properly damped. Passive damping simply adds resistors in series with the LCL-filter capacitors. This simplicity is at the expense of increased losses and encumbrances. Active damping modifies the control algorithm to attain stability without using dissipative elements but, sometimes, needing additional sensors. This solution has been addressed in many publications. The lead-lag network method is one of the first reported procedures and continues being in use. However, neither there is a direct tuning procedure (without trial and error) nor its rationale has been explained. Thus, in this paper a straightforward procedure is developed to tune the lead-lag network with the help of software tools. The rationale of this procedure, based on the capacitor current feedback, is elucidated. Stability is studied by means of the root locus analysis in -plane. Selecting the lead-lag network for the maximum damping in the closed-loop poles uses a simple optimization algorithm. The robustness against the grid inductance variation is also analyzed. Simulations and experiments confirm the validity of the proposed design flow.
frequency switching ripple [4] . The use of -filters to limit the harmonic current injection to the grid calls for large and heavy inductors [5] . This may also lead to increased losses due to the large voltage drops and even to a poor dynamic response [5] . In contrast, to adopt LCL-filters allow using reduced values for the inductances. However, stability problems can easily arise in the current control loop if the present resonance in the LCL-filter is not properly damped.
Passive damping consists of adding resistors in series with the LCL-filter capacitors [6] [7] [8] . The design is simple and no changes needed in the control software. Nonetheless, the damping resistor increases the encumbrances and the losses could claim for forced cooling [6] . Therefore, the efficiency decrease becomes a key point. In addition, the LCL-filter effectiveness decreases for increasing damping resistor values [5] .
Active damping modifies the control algorithm in order to attain system stability without using dissipative elements [6] . Damping losses are avoided at the expense of increased control complexity and, sometimes, additional sensors. This solution has been addressed in many publications [6] - [27] . Reference [9] proposes to add a derivative action based on the grid current in the current control loop. Thus, additional current sensors are needed. In [10] and [11] , the LCL-filter capacitor current, which requires new sensors, or equivalently the capacitor voltage derivative is fed back to the converter voltage reference. The same approach is used in [12] , but using a lead-lag network instead of the pure derivative. In [13] , the capacitor voltages are estimated and delivered to high pass filters. The method of the virtual resistor, proposed in [14] , modifies the control algorithm to make the system behave as if there was a damping resistor without physically adding it. This approach requires an additional sensor for each connected virtual resistor [15] , [16] . Several strategies are proposed in [17] , [18] based on nested loops with the grid current as the most exterior control variable. New sensors are necessary and each nested loop reduces the achievable bandwidth and increases the computation time. An interesting method consists in plugging-in a filter, directly in cascade to the main controller, to damp the unstable dynamics. This approach was initially employed with notch filters tuned by means of genetic algorithms in [19] , and later was systematically studied in [20] .
The active damping method of the lead-lag network was initially proposed in [12] . However, it was not explained why to use such a network and how to choose its time constants. In [6] , the lead-lag network was tuned to have the maximum lead angle at the resonance frequency. The selection of the maximum lead angle did not take into account the presence of the computational and PWM delays. Conversely, in [21] the lead-lag network is used to compensate the computational and PWM delays in the feed forward of the capacitor voltage but the resonance effects were not considered. Recently the lead-lad network method was used with paralleled grid-connected inverters in photovoltaic plants that are coupled due to grid impedance [22] . An interesting model to describe the totality of the parallel inverters was developed but no new considerations about the lead-lag network tuning were provided. Finally, although the rationale behind the lead-lad network method is intuited to be related with the feedback of the capacitor voltage derivative [23] no explicit derivation has been shown until now.
Hence, although the lead-lag network method is one of the first reported methods of active damping [12] and it is currently dealt in the literature [22] , [24] , hitherto, there is neither a tuning procedure without resorting to trial and error [25] nor its rationale has been clearly explained. Therefore, the main purpose of this article is to develop a straightforward tuning procedure for the lead-lag network with the help of software tools. In doing this, the rationale of this active damping procedure, based on the capacitor current feedback, is elucidated. This allows obtaining the proper value for the maximum angle of the lead-lag network. The lead-lag network gain is obtained by the use of z-plane root locus design, where the degree of system damping is easily obtainable. The PI controller parameters for the current loops are obtained by means an equivalent model for low frequency. A design flow describing the algorithm for rapid obtaining all the necessary parameters is provided. In addition, an analysis of the robustness against the grid inductance variation is realized. This paper models first the LCL-filter based converter. Next, the tuning procedure of the lead-lag network for active damping is explained. Finally, simulations and experimental results confirm the validity of the proposed design procedures. Fig. 1 shows the LCL-filter based three-phase converter. In an industrial converter, the current sensors are integrated on the converter side as they are also used for protection [4] . Hence, in this paper the converter current will be sensed [26] . Neglecting the parasitic resistances in all the LCL-filter elements, the transfer function relating to the converter voltage, , and the converter current, , is [6] (1) where and the resonance frequency is [6] . The transfer function relating to the grid current, , and the converter voltage, , is [4] (2)
II. MODELING AND CONTROL OF THREE PHASE CONVERTER

A. Modeling of the LCL-Filter Based Converter
A slope of 60 dB/decade for in (2) will highly attenuate the grid current harmonics. Thus, the switching frequency should be selected larger than in the LCL-filter design stage. When considering real coils (1) and (2) have finite DC gain equal to the sum of and , the parasitic converter and grid coil resistances, respectively.
The LCL-filter based converter uses the same digital PI controllers for the current loops as the -filter based converter [27] . In doing so, the complexity of the control algorithm is not increased by using an LCL-filter. The usual criterion for tuning the PI controllers is the technical optimum [28] . The tuning formulas are given for the -filter plant with transfer function of first order [28] . The transfer function of the LCL-filter (1) is linear but has elevated order. Thus, an equivalent model for low frequency of the LCL-filter allows using the simple formulas established for the -filter. This can be used because, as will be shown, the LCL-filter resonance affects only to the region of frequencies much higher than current control bandwidth.
The Padé approximant [29] can be used to obtain the LCLfilter equivalent model for low frequency. The Padé approximant of a function consists in a quotient of two polynomials with numerator degree and denominator degree . Taylor series expansion of Padé approximant equals to Taylor series expansion of up to degree [29] . The Padé approximant of (1) with and , having into account parasitic coil resistances, is as follows:
in (3) is negligible when compared to as is one order of magnitude lower than , with the fundamental frequency, and is selected not to decrease power factor more than 5% [5] . This shows that the equivalent model for low frequency is approximately equivalent to eliminate the capacitor branch in the LCL-filter as was done in [5] .
B. Control of the Equivalent Model for Low-Frequency
Converter control is studied using the space vector notation and an average model in the -frame rotating at grid frequency [5] , [6] , [30] . Fig. 2 shows the inner and faster loops controlling the -currents and the outer and slower loop controlling the -link voltage [4] . The cascaded control structure for the LCL-filter based converter is exactly the same as that of the -filter based converter except for the active damping block. The active damping block of Fig. 2 is shown enclosed in the dashed lines and will be explained in the following section. A digital processor performing all control tasks has the sampled measurements as inputs and the PWM gate pulses as outputs. For control modeling purposes, the PWM modulator can be regarded as a zero order hold (ZOH) [31] . Thus, the control plant will be the ZOH equivalent of the transfer function (1) relating to and considering the parasitic coil resistances.
The parameters for the digital PI controller according to the technical optimum criterion are [28] (damping factor of dominant pole pair for 4% overshoot)
where is the sampling period. Simple update mode is used i.e., the sampling of all the measurements is done at the beginning of each PWM period and the update of all the outputs (PWM registers) at the ending [28] , [32] . Hence, where is the switching period. The analysis to obtain (4) and (5) was done in the continuoustime domain by modeling the computational and PWM delays as a first order system with time constant [28] . This approximation is valid because the attained bandwidth (6) is much lower than the sampling frequency (6) In order to avoid interference the resonance frequency should be selected larger than in the LCL-filter design stage [5] .
The parameters and of the equivalent model for lowfrequency are substituted in (4) and (5) for the digital PI controllers of the current loops in the LCL-filter based converter. Nevertheless, the additional zeros and poles in (1) can make the system unstable if the proper damping is not applied [5] .
The digital PI controller for the -link voltage is usually adjusted following the symmetrical optimum criterion [28] and taking into account the inner and faster -current control.
III. ACTIVE DAMPING DESIGN
A. Rationale of the Procedure
Active damping can be achieved by using a proper feedback state. Thus, the feedback of the current through the LCL-filter capacitors yields resonance damping [10] . Fig. 3 illustrates this concept with the negative feedback of the LCL-filter capacitor current to the converter voltage reference [10] , [33] . Assuming ideal feedback, now the transfer function relating to and voltage , converter current PI controller output, results in
The proportional gain is related to the damping factor as follows: (8) Unlike the passive damping case, the transfer function (7) does not have a zero that degrades the LCL-filter effectiveness [34] . Hence, as was observed in [6] , increasing the gain to increase the damping will not incur increasing the grid current ripple. According to (8) , the gain will have the same order of magnitude as twice the inverter coil impedance at the resonant frequency since . The transfer function relating to and is [34] (9)
In order to avoid the use of new current sensors [34] , [35] the LCL-filter capacitor current can be estimated from the derivative of the LCL-filter capacitor voltage [33] (see Fig. 4 ), as follows: 
B. Minimum Gain for Stability
Considering the open-loop transfer function of the converter current control in the continuous-time domain (11) where is the plant (9), is a pure delay modeling the computational and PWM delays, and finally is the PI controller tuned according to (4) and (5). The frequency that corresponds to phase-shift for the open-loop transfer function is near the resonant frequency [6] , [12] . The resonant peak should be below unity (0 dB) [12] for the current control to be stable by achieving a positive gain margin. Thus, the minimum (considered as a variable parameter) for stability can be obtained by equating the open-loop transfer function to unity (0 dB) at the resonance frequency (12) Substituting and solving in (12) and neglecting the smaller terms results in (13)
C. Lead-Lag Network Tuning
A perfect differentiator for the capacitor voltage would amplify the measurement signal noise too much and thus, a lead-lag network should be used instead, see Fig. 5 .
A proper form for the lead-lag network consists of the following transfer function: (14) where is the frequency for the maximum phase shift (see Fig. 6 ). The lead-lag network behaves as a differentiator at frequencies around the resonance frequency, where damping is necessary, by selecting close to 90 and in addition (15) By doing this, (14) has for an amplitude equal to a phase close to 90 with zero slope just like in (10) . The amplitude slope of (14) for is (16) Equation (16) is close to the amplitude slope of (10) for equal to (see Fig. 6 ) if . Indeed, should be as small as possible ( as close to 90 as possible). If the amplitude slopes of (14) and (10) have different signs for (see Fig. 6 ) and the lead-lag network no longer behaves as a differentiator.
The lead-lag network for active damping is implemented in the digital controller (see Fig. 7 ). The synchronous sampling of the capacitor voltage requires symmetry in the PWM pulse to obtain a ripple free waveform and so simple update mode is only used. The digital implementation [36] , [37] incorporates lag phase shifts due to the presence of the computational delay and the PWM. To calculate these lag phase shifts the computational delay is modeled as a pure delay of and the PWM, equivalent to a ZOH, as a pure delay of 0.5 [28] . This approximation results in adequate accuracy for frequencies much lower than .
The discrete lead-lag network must behave as a perfect differentiator around the resonance frequency. Hence, the phase shift at the resonance frequency must lead 90 once the phase shifts due to the PWM and the computational delays are compensated (17) In order to preserve the phase and amplitude characteristics at the resonance frequency (14) must be discretisized by using the bilinear transformation (Tustin method) with prewarping at [6] , [39] . The discrete equivalent of (14) has the form with a gain, a zero, and a pole. The sampling frequency to get , which corresponds to (14) , is according to (17) . However, the digital control requires the resonance frequency to be lower than the Nyquist frequency so [39] . If the gain in (14) is selected negative, a phase lag of 180 must be added in (17) . This results in (14) , for (17) , which fulfills the previous condition . A negative gain in (14) is coherent with the original formulation of the lead-lag method [12] , which used positive feedback of the capacitor voltage filtered by the lead-lag network. The switching frequency should be selected as low as possible to reduce the switching losses [38] . As then should be selected as close to as possible. It is not possible to make as this corresponds to and (14) would result in a pure derivative. A practical upper limit is [6] , corresponding to (17) . In addition, there is a lower limit , corresponding to (17) , to make (16) close % to the perfect differentiator slope. Hence, the frequency ratio should be selected in the following range: (18) The approximation for the computational and PWM delays used in (17) is valid for the ratios according to (18) . Indeed, the achieved bandwidth for the current control according to (6) for the ratio (18) is approximately . Hence, the resonance does not affect very much to the current control that can be safely tuned using the equivalent model for low frequency.
Root locus analysis in the -plane, considering the discrete nature of the employed digital control, is used to select the gain that results in an adequate damping of the closed-loop poles. The gain cannot be arbitrarily increased to get a very high damping as the system becomes unstable [6] .
D. Equivalent Model for Low-Frequency
At low and high frequencies where damping is not necessary, and , (14) behaves as a constant, and respectively, feeding back the capacitor voltage to the converter voltage reference [10] . This behavior is analogous to use a properly sized coil and capacitor in parallel to the damping resistor. The current bypasses the damping resistor at extreme frequencies where the passive damping is not necessary [35] , [38] .
The equivalent model for low frequency of the LCL-filter including the lead-lag network by using the Padé approximant results in (19) (20) The equivalent resistance and inductance from (19) and (20) are to be substituted in (4) and (5) for the digital PI controller of the converter current.
E. Overshoot Reduction
The gain in (4) was selected only having into account the equivalent model for low frequency. The high frequency behavior of the LCL-filter and the equivalent notch filter produces higher overshoot to the step input than the expected 4% [6] . Half in (4) would make the closed-loop dominant poles critically damped and the only present overshoot would be due to the high frequency dynamics. So if overshoot is not acceptable should be reduced, but not as much as halving (4), until obtaining acceptable overshoot. Nevertheless, this solution would be at the expense of reducing the overall bandwidth according to (6). Fig. 8 shows the step-by-step procedure for the active damping design of the LCL-filter based rectifier.
F. Design Flow
For the step 1) the guidelines proposed in [4] and [5] can be used. The switching frequency is selected according to (18) . The gain with the poles entering in the unit circle of the root locus (minimum value for stability) will be near (13) , initial value of the step 2). Several times (9) can be used as the maximum . The digital PI controllers are tuned according to (4)- (5) by using the equivalent model for low frequency (19) , (20) . In Steps 3), 4), and 5) the gain is progressively increased until obtaining the optimum value corresponding to the maximum damping of the closed-loop poles.
The maximum value is detected by observing a reduction in the damping for an increase in the gain . This simple optimization algorithm is known as hill-climbing [40] . The increment length for Step 5) is initially selected according to (8) by considering increments in %. A shorter increment can be selected for greater accuracy at the expense of a larger computation period. These steps are automated by using a scripting language for numerical calculations such as MATLAB [29] , [39] .
IV. SIMULATION RESULTS
Simulation models have been built using Matlab and Simulink. The LCL-filter data are from [5] complying step 1) in the proposed design flows:
mH, mH, and F so Hz. Parasitic coil resistances are chosen to be one order of magnitude less than the coil impedance at fundamental frequency. The converter data are: rated power kW, V (rms phase-to-phase), fundamental frequency Hz, -link voltage V, -link current A (simulated as a simple -link load resistor), and -link capacitor F. Current control loops were equipped with anti-windup mechanisms. The adopted PWM modulation strategy is SVM. A digital -PLL [32] is used for AC voltage synchronization. Voltage sensors are located across the LCL-filter capacitor branch for active damping. Simple update mode is used so . The simulations are ideal without any nonlinear effect (ideal switches, no dead time, no coil saturation and perfect sinusoidal grid voltage).
Active damping according to the proposed design flow is as follows.
Step 1) the LCL-filter data were selected from the [5] . The selected switching frequency is 8 kHz according to (18) , this corresponds to according to (14) .
Step 2) the optimization algorithm starts for . The estimation (13) for the minimum to achieve stability is quite accurate for higher frequencies. This was expected since deducing (13) was based on assuming high switching frequencies. For kHz the calculated minimum gain results and by substituting in (13) Fig. 9 shows the root locus in -plane of the converter current control for increasing gains . It can be seen that the closed-loop poles enter into the unit circle, approximately for according to (13) resulting in stability. The dominant pole pair follows the lines of constant damping factor by considering the Padé approximant for the equivalent model according to (19) and (20) .
Steps 3), 4), and 5) the gain is progressively increased until obtaining the maximum damping in the closed-loop poles for , corresponding to . The optimization algorithm stops at reaching the optimum . Notwithstanding, Fig. 9 shows how the system starts to change its dynamics for and tends again to be unstable. Closed-loop poles leave the unit circle for and the system becomes unstable.
Step 6) and 7) the resulting overshoot is 13.5%, more than the expected 4% if not allowable should be reduced. Halving the proportional gain reduces the overshoot to zero. Decreasing the gain to 85% reduces the overshoot to below 4% at the expense of decreasing the bandwidth according to (6) .
Grid currents obtained from simulation for resulted in very clean waveforms with %. Fig. 10 shows the root locus in -plane of the converter current control by varying the grid inductance due to variations in the line impedance. The real grid impedance varies between 50-150% of the considered inductance value . It can be seen that increasing values of the real grid inductance result increasing damping of the closed-loop poles and vice versa. This was expected from (8) as the achieved damping factor for the calculated increases as the resonance frequency decreases and vice versa.
It can also be seen that for decrements in the real grid inductance % with % the system enters instability but for increments % with only % the system remains stable. This is because the LCL-filter is designed to have [4] so elevated increments in the grid inductance are necessary to significantly reduce the resonance frequency (negative ). Indeed, as the resonance frequency separates from the considered one for (14) , the lead-lag network detaches from its behavior as differentiator and the active damping loses its efficacy. Thus, the active damping procedure is more sensitive to decrements in the real grid inductance and in case of uncertainty; it would be advisable to underestimate . Finally, the PI controllers will result in higher overshoots (less damping of the dominant poles) for the decreasing values of the real grid inductance and vice versa.
V. EXPERIMENTAL RESULTS
One of the advantages of Simulink is the capability to generate code for the implantation (DSP [41] or FPGA [42] ) directly from the block diagrams [43] . This feature eliminates the tedious and error prone task of hand coding the control algorithm. However, the proposed procedures use the standard nested structure of Fig. 2 for the rectifier control [32] and so all the already available code can be reutilized. Therefore, the only necessary new code is for active damping block of Fig. 2 . Due to its superior numerical properties, it is recommended to use the direct form II transposed structure [44] to implement the discrete lead-lag network. The code for the discrete lead-lag networks is incorporated to the PWM interrupt service routine [32] and so its execution is scheduled in the same slot [45] as the current control loop.
The experimental setup (see Fig. 11 ) consists of a 2.2 kW Danfoss FC302 converter connected to the grid through an isolation transformer and supplied by Delta Elektronika power supplies. The setup parameters are shown in Table I .
The resonance frequency is Hz and the maximum angle is according to (14) . The maximum damping for closed-loop poles results in . The measured waveforms for LCL-filter capacitor voltage and grid current upon the connection of the lead-lag network are shown in Fig. 12 . Thus, the experiment confirms the stability and correctness of the proposed tuning procedure.
VI. CONCLUSION
This paper is intended as a guide to systematic design of the lead-lag network method for active damping in LCL-filter based three phase converters. The capacitor current feedback to voltage references constitutes the rationale of the method. This allows explaining the parameter tuning by means of unsophisticated linear techniques. Root locus analysis in -plane is necessary to assess stability in selecting the lead-lag network gain. A simple optimization algorithm is used to select lead-lag network corresponding to the maximum damping in the closedloop poles. Simulation and experiments confirm the validity of the proposed design flow. Hence, the parameters of the lead-lag network method for active damping are calculated without recurring to trial-and-error iterations. This procedure is limited to simple update mode with the narrow range for the switching frequency. Future research should study the underlying notch nature of the lead-lag network method to tune the notch filter directly inserted in the controller path.
